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The research will design and transform the Asynchronous ADC (A-ADC) into CHIP, 
using the N comparators method. The A-ADC is used for embedding system of low in 
power consumption, high speed, at 100 MSPS, high resolution, and small layout size. 
The research work takes two years time for completion. 
 
The first year work aims at completing the design, verification, and simulation, which 
is followed by designing the MOS composition and parameter of the A-ADC, refers 
to the parameters generated in the schematic design. Layout of the design is 
stimulated in order to get design information, as resulted, before it is fabricated. The 
results obtained are verified in accordance with the schematic design. Indicator of this 
stage achievement is layout of A-ADC Chip, to be sent for fabrication.  
 
And in the second year,   is to finalizing the work and sending the floor plan layout for 
fabrication, aims at producing the A-ADC Chip. The layout will be fabricated, using 
CMP-TIMA services, in France, which indicate the existing MOU in action, between 
Gunadarma University and Universite de Bourgogne, Dijon, France. Mentor Graphics 
with AMS 0.35 um CMOS technology were used for designing and stimulation the 
circuit.  
 
The overall research output as targeted, will be the CIP ADC, go along with 
international publications, and obtaining Intellectual Property Right (HAKI). And 
included exchange of  professors and students. 
 
 








Analog to Digital Converter (ADC) is one of the main components in digital signal 
processing system. It serves to convert analog into digital signals. The process of 
digitalization is done through sampling and quantization. Sampling speed will 
determine the number of samples per unit time (seconds). Medium resolution 
quantization determines the number of bits used to encode the value of each sample. 
With the continued development of high speed digital electronic devices that use 
analog data input, the role of the ADC is increasing. 
Types of ADC are manifold as shown in Figure 1.1.  There are several options to 
determine the type of ADC is designed. 
 
Figure 1.1. Comparison of ADC performance 
Currently, the need for an ADC is quite high, with special attention to the following 
specifications: low power consumption, low voltage, high conversion speed small 
delay, large bits output and minimum area layout. With these specifications, 
Asynchronous ADC (A-ADC) is one of the devices to be conducted in the research 
collaboration.  
The track record of the research team can be seen in Figure 1.2. Since 2005 a team of 




Figure 1.2. Road map of researchers 
Research Collaboration between Universite de Bourgogne France and Gunadarma 
University, base on institutional sharing principle, since 2005 to date has produced 
scientific articles published in international journals and proceeding, research grants, 
including “Hibah Bersaing, Hibah Kompetensi”. In line with exchange of professors 
and students, Dr Eri Prasetyo Wibowo, a member of collaborative research  of 
Gunadarma University, was invited and to become  “Jury”of dissertation for 
Gunadarma doctorate student, defended his dissertation at  Universite de Bourgogne 
France, late November 2013. 
 
In first year 2012, the Gunadarma research  Team, consisting of Busono Sorjiwirjo, 
Prof., Dr ( Head), Eri Prasetyo Wibowo (Member) and Hamzah Afandi( Member), 
had received and implemented the first year of the three successive years research  
grant, as proposed,  under the International Research Collaboration and Scientific 
Publication. From Directorate General of Higher Education. 
 
The second year  grant, however,   was not granted, due to late notification.  And   the 
research Team were unable to expose  its proposal as required, which ultimately 
decided  the second research grant to be discontinued, if not considered disqualified. 
 
Therefore, in  first year  2014/2015, the Team submitted  the second year proposal as 
initially planed for realization of the ADC design into a CHIP .  We do expect that the 
on-going research work will be implemented as planed, and to enable the 
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collaborative research Team end up the last part of the three successive years plan in 
First year  2015/2016. 
 
1.2. SPECIAL PURPOSE 
 
The objective of this research is Designing and implementing 8  bits Asynchronous 
ADC, have speed 100 MSPS with the topology of N comparators such as 
comparators, digital logic, DAC (switch capacitor), sample and hold using mentor 
graphics software with AMS (Austria Micro Systems) 0.35 micron CMOS  
technology. Furthermore fabricated to be a Chip. 
 
1.3. PRIORITY OBJECTIVE AND RESEARCH URGENCEY 
 
Primacy in the research is to open a new discourse in chip design that is able to 
change paradigm of the backwardness of indonesia in the chip industry to move ahead 
into state of chip designer on international scale. This is done by creating an A-ADC 
design on a single chip, also its development for SOC (System On Chip). Its 
fabrication plans are coordinated with leading research center institution in other 
countries, especially LEAD or LE2i Universite de Bourgogne France. 
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CHAPTER 2 STATE OF THE ART 
 
2.1. ADC Architecture 
Architecture of ADC, ADC (Analog to Digital Converter) is one of the main 
components in digital signal processing system. As he name implies ADC serves to 
convert analog signals (continuous) into digital signal (discrete). The process of 
digitalization is done through sampling and quantization. Sampling speed will 
determine the number of samples per unit time (seconds). While quantization 
determines resolution number of bits used to encode the value of each sample. With 
the continued development of high speed digital electronic devices that use analog 
data as its source, the role of ADC continues to increase [Song, et al, 
2007][Cheongyuen, 2008]. Suppose on camera and radio frequency requires 
specification type of ADC having high speed and resolution. Shown in figure 2.1, 




Figure 2.1.  ADC Architecture Based on Resolution and Speed[Song, et al, 
2007][Cheongyuen, 2008] 
 
There are two types of an ADC architecture classification  based on  the sampling, 
namely over-sampling (sigma-delta) and Nyquist sampling (SAR, Pipeline and Flash) 
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Figure 2.2. ADC Based on Resolution and Speed [Cheongyuen, 2008] 
 
The working principle of SAR ADC type is shown in figure 2.3. When the input 
signal V(in) is being sample and hold, the comparator compares Vin with reference 
voltage (Vref), the comparator output (logic value 1) is used to open clock pulse gate 
to the SAR that contains the counter. The binary logic result of the of the counter is 
change into an analog voltage, when Vref =  Vin the comparator is 0 and the clock 
pulse gate is closed, the result of this enumeration is proportional to the input signal 
(Vin). ADC of this type has a low speed and the application more on measuring 
equipment or istrumentation. 
 
 
Figure 2.3. Type of SAR ADC [Song, et al, 2007] 
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The working principle of sigma delta ADC type is shown in figure 4. When the input 
signal summed with feedback of 1-bit DAC, the output is converted by the integrator 
into a triangular shape, by 1-bit ADC the signal is converted into serial digital bit 
stream, with digital decimator  that contain filter and lowering sampling resulting 
digital serial output that is proportional to the input signal (Vin). This type of ADC is 
widely applied in audio equipment because it has a high resolution, but the drawback 
is low speed. The development of mixed technology designs, many kind of research in 




Figure 2.4.  Type of Sigma Delta ADC[Song, et al, 2007] 
 
The working principle of ADC on figure 2.5 requires many comparators as input 
voltage (Vin) comparator. The number of comparators used is 2N-1(N is number of 
bits),for ADC with 8-bit output will require 255 comparators. Because the conversion 
process of paralle to the input more quickly, then the comparator output is adjusted 
with the decoder so that resulting digital binary output. This type of ADC applications 
are widely in digital video conversion process because it has high speed. The 
weakness of this AC is a large power dissipation and low resolution. Research on this 
ADC is continuing, one of which is folding method that reduces the number of 
comparators, while helping to reduce power dissipation and improve the resolution. 
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Figure 2.5. Flash Type of ADC [Song, et al, 2007]  
 
The working principle of pipeline ADC in figure 2.6 applies pipeline process 
(cascade) with two phases (sample and multiplying).  The process begin at the first 
stage, the input signal is compared to Vref by the comparator (ADC) and generate 
digital output MSB. The output is also used to control the function of Vref which is 
given in multiplying process (DAC), so it produce voltage residues (Vres) for the next 
stage. For example,  the 8-bit digital output   require 8 clock cascade proscess, with  7 
full stage and 1 stage containing the ADC and the last stage is the LSB. This ADC 




Figure 2.6. Pipeline ADC[Song, et al, 2007][Seung Chui, Jeon, & Kwon, June 2007] 
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Asynchronous ADC is a species with a Nyquist data sampling. This ADC is a new 
variant of ADC type. Its working principle is actually a modification of the SAR type 
ADC. Block diagram of A-ADC can be seen on figure 2.7. 
 
 
Figure 2.7. Asynchronous ADC[Allier, Goulier, Sicard, & Renaudin, 2005] 
 
 
2.2 Reference of Asynchronous ADC Architecture 
ADC architecture that is designed in this research is the development of asynchronous 
ADC architecture (A-ADC) designed by M. Trakimas where the main design is in the 
switch capacitor(SC)[Trakimas, Sonkusale, & Tufts, 2008]. Analog signal input will 
be captured by the SC is then  compared to the signal or reference voltage. In 
addition, input signal SC also will get a signal from the decoder which is also a 
comparation of digital data signal from the previous signal. Figure 2.8 shows that all 
input control of analog signals will be process by capacitors and resistors that 
designed as switching. The function of the Op-Amp is to strengthen the signal in order 




Figure 2.8. Switch Capasitor Architecture [Trakimas, et al, 2008] 
 
Normaly, in amplification, occured ripple will be tempered by the capacitors and 
resistors that intalled as feedback on the amplifier[Tulabandhula & Mitikiri, 2009]. In 
digital data processing this research reducetheja Tulabandhula’s research that use 
comparator as its main component.  
 
 
Figure 2.9. Single Comparator Digital Processing[Tulabandhula, et al, 2009]. 
 
Comparator-based digital data processing still use clock pulse that associated with 
main logic. This cause each part will wait each other when the signal is going to fed 
back. Because the per-bit-data is based on single comparator, it require a lot of power 
if need to be designed in 8 bits. 
Overall design is refer to the research of Shuo-Wei who did the design of the ADC 
which require several clock generators for multi ADC reduce to 1 clock for type 
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ADC[Chen, member, IEEE, & Fellow, December 2006]. The block design is simple 




Figure  2.10. Block Diagram of Simple A-ADC[Chen, et al, 2006] 
 
By looking at the advantages and the disadvantages of  the previous research design, 
this research will produce an ADC Chip that has low power consumption, low 




CHAPTER III  RESEARCH METHODS 
 
Research activities of A-ADC Chip design will be held in 2 stages of research layout 
design and fabrication. Each phase is expected to take 1 year. The research stages are 
shown in figure 3.1. 
 
Figure 3.1. A-ADC Chip Research Method  
 
The A-ADC layout which is resulted in the first stage will be fabricated in the second 
year research.  A-ADC CHIP prototype is Final   result of this research (second year). 
3.1 Layout Design 
After completing the design, verification, and simulation, the next step is to design the 
MOS composition and parameter of the A-ADC Chip that refer to the parameters 
generated in the schematic design. Our design is based on 0.35 µm technology from 
Austrian Micro System (AMS). Layout designed is also simulated in order to get the 
information of our design result before it fabricated. The results are also verified so 
that it is in accordance with the schematic design. Indicator of achievement of this 
stage is layout of A-ADC Chip that will be sent for fabrication. The process describe 





Figure 3.2. Layout Design Methodology 
 
3.2 Fabrication 
The layout result will be sent for fabrication that will produce the A-ADC Chip. 
Indicator of achievement of this stage is the A-ADC.  Layout will be fabricated using 
the services of CMP-TIMA France, because we already existing MOU with them. 
Chip manufacturer profile can be seen in Figure 3.3 
 
 
Figure 3.3. Chip Manufacturer Profile 
 
To send a layout to the chip manufacturer is sending layout file in gds format using 
the File Transfer Protocol (FTP), so the file is guaranteed safe.  
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Delivery process  in the form of the GDS layout via File transfert Protocol (FTP) that 
has been provided by the CMP-TIMA. Layout received and verified by the CMP-
TIMA, if there are still errors then returned a file to Gunadarma , to be corrected, after 
corrected the file is sent back to the CMP-TIMA until the error disappeared. Chip-
making process takes place from 2 to 3 months. After completion of the A-ADC chip 
prototype sent to Gunadarma for hardware verification and testing. Delivery process 





Gambar 3.4. Proses pengiriman dan pembuatan purwarupa Chip A-ADC 
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CHAPTER  IV BUDGETING AND RESEARCH SCHEDULE 
4.1.  Budgeting 
 
 
No Expenditure The proposed Cost (Rp.) 
  First Year Second Year 
1. Honorarium 60.000.000,-       60.000.000,- 
2. Materials 65.000.000,-       75.000.000,- 
3. Travelling 50.000.000,-      33.000.000,- 
4. ETC: data processing, 
report, publication, 
seminar 
25.000.000,-       32.000.000,- 
    





No Activity First Year Second Year 
1  Layout design  and  simulation         
2 Final layout check         
3 Sending layout to fabrication         
4 Waiting result fabrication         
5 Chip Testing         
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Appendix 1. Budgeting Justification 
First Year  
Expenditure Detail of Expenditure Unit Total of unit Unit price Total Price Sub Total 
Honorarium             
  Head Month 10 1,500,000 15,000,000   
  Member 1 Month 10 1,250,000 12,500,000   
  Member 2 Month 10 1,250,000 12,500,000   
  Asisten Disegner Person 1 7,500,000 7,500,000   
  Administrasi Person 1 7,500,000 7,500,000   
  Techniciant Person 1 5,000,000 5,000,000   
      Sub Total 60,000,000 
Materials             
   Mentor Graphics Software (lisensi 1 tahun) paket 1 20,000,000 20,000,000   
   AMS Teknology 0,35 mikron  Software  paket 1 10,000,000 10,000,000   
  Memory acceleration Paket 1 10,000,000 10,000,000   
  Processor Acceleration Paket 1 15,000,000 15,000,000   
  Board FPGA Paket 1 10,000,000 10,000,000   
          Sub Total 65,000,000 
Traveling             
  Transport 
Overseas  
SeminarTrip 2 15,000,000 30,000,000   
  Akomodasi Trip 2 10,000,000 20,000,000   
              
          Sub Total 50,000,000 
ETC Data Processing Paket 1 10,000,000 10,000,000   
  Reoprt Paket 1 5000000 5,000,000   
  Publication Paket 1 5000000 5,000,000   
  Seminar paket 1 5,000,000 5,000,000   
          Sub total 25,000,000 





Expenditure Detail of Expenditure Unit Total of unit Unit price Total Price Sub Total 
Honorarium             
  Head Month 10 1,500,000 15,000,000   
  Member 1 Month 10 1,250,000 12,500,000   
  Member 2 Month 10 1,250,000 12,500,000   
  Asisten Disegner Person 1 7,500,000 7,500,000   
  Administrasi Person 1 7,500,000 7,500,000   
  Techniciant Person 1 5,000,000 5,000,000   
      Sub Total 60,000,000 
Materials             
   Mentor Graphics Software (lisensi 1 tahun) paket 1 20,000,000 20,000,000   
   AMS Teknology 0,35 mikron  Software  paket 1 10,000,000 10,000,000   
  Chip Fabrication paket 1 45,000,000 45,000,000   
          Sub Total 75,000,000 
Traveling             
  Transport Intl. Conf Paket 1 15,000,000 15,000,000   
  Acomodation (hotel +meal) Days 3 3,000,000 9,000,000   
   Intl. Conf. Registration  Paket  1  9,000,000  9,000,000   
          Sub Total 33,000,000 
ETC             
  Data Processing Paket 1 10,000,000 10,000,000   
  Reoprt Paket 1 5000000 5,000,000   
  Journal Publication Paket 1 10,000,000 10,000,000   
  Dessimination paket 1 7,000,000 7,000,000   
          Sub total 32,000,000 
          T O T A L    200,000,000.00  
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Appendix  2. Institution Supporting 
 
 
SURAT PERNYATAAN PEMAKAIAN FASILITAS  
 
 
Saya yang bertanda tangan dibawah ini : 
 
Nama   :  Prof. Dr. E.S Margianti, SE, MM 
NIDN   :  0303055403 
Pankat    :  Rektor 
Jabatan Fungsional :  Guru Besar 
 
  
Dengan ini menyatakan bahwa semua fasilitas lab, Internet dan ruang yang ada di 
Universitas Gunadarma yang terkait dengan penelitian saudara Prof. Dr. Busono 
Soerjowirjo dan Tim anggota yang berjudul ” DESIGN AND IMPLEMENTATION 
OF ASYNCHRONOUS ANALOG TO DIGITAL CONVERTER (A-ADC) BASED 
ON CMOS TECHNOLOGY INTO A CHIP” 
 















Appendix 3. Working Organization 
No Nama/NIDN Institution Domain Time Allocation 
(Jam/Minggu) 
Task  Force 




Microelectronics 10 Coordination of activities, contact 
person with the chip manufacturer, 
approval and verification of the 
final result. 




System on Chip 
design 
10 Circuit and layout 
design,simulation, Testing and 
trials Chips, international  
collaboration contact person 






10 Circuit and layout 
design,simulation, Testing and 
trials Chips 
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No Tahun Judul Peneltian Pen Danaan 
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PRODUCING ADC CHIP FOR VIDEO 









IV. Community Services 
 
No Tahun Judul Pengabdian kepada 
masyarakat 
Pen Danaan 
   Sumber Jml (juta Rp) 
1. 2007 Workshop " Disain Skematik, Layout 
dan Simulasi Dengan Mentor 
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UG 15 
2. 2006 Student Programming Camp UG, SUN 100 
3. 2009-
2011 
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Ocular Biometric System Focused 
on Iris Localization and 
Embedded Matching Algorithm 
2/6 International Journal 






REAL TIME WARNING SYSTEM 
DESIGN FOR WEB DEFACE BASED 
ON SHORT MESSAGE SERVICE 







Modeling Harmonics Effects 
Elimination Using Active Filter On 
Unbalance Load Power System 
 
62/1 International Journal 






Identifikasi Kebutuhan Model 
Sistem Informatika Kedokteran 
Universitas Gunadarma 
 
36/1 Journal CDK 
5. April 
2008 
Teknik Cube Mapping Dengan 
OpenGL 





Desain Sistem Pengenalan Wajah 
Dengan Variasi Ekspresi dan posisi 
Menggunakan Metode Eigenface 
1/11 Informatika & 
Komputer 
7. 2007 Mikrokontroler AT89S51TM 
sebagai Pengendali Pengiriman 
Informasi Kebakaran Melalui 
Telepon Seluler 
1/3 UG Journal 
8. 2007 Desain sistem Keamanan gedung 
Menggunakan Pendeteksi Gerakan 
dengan Sensor Infra Red 
1/2 UG Journal 
9. April 
2003 




DESAIN PENCACAH BINER 4-BIT 
MENGGUNAKAN PRESET RESET 
SEREMPAK DENGAN INPUT DATA 
VARIABLE 
3/8 Journal Informatika 
dan Komputer  
11 Maret 
2011 
Simulasi Prosedur Keselamatan 
Ketika Terjadi Kebocoran Gas 








Designing and Implementing 
System of real Time Face 
detection and recognition based 
Vol 01 
issue 04 






Designing and Implementing 
Individual Identification System 






Design and Implemention of ADC 
Implanted in 10 000 frame/s 







V.a. Conference / proceedings 
 
No. Tahun Judul Artikel Ilmiah ISBN/ISSN Nama Prosiding 
1. Dec. 
2008 
Design Space Exploration for a 
Custom VLIWarchitecture: 
Direct Photo Printer Hardware 
Setting using VEX Compiler 
Prosiding   






High Speed Asynchronous ADC 
In CAD Mentor Graphics AMS 






Real-Time Iris Recognition 









Embedded analog CMOS 








Design Low Power 135mW 








Concept and development of 







Network Architecture Design 
Exploration and Simulation on 






Development of Uclinux 
Platform for Computer Vision 
Algorithm in FPGA Devices 
978-979-1223-66-9 Prosiding 




Disain penguat OP-AMP dua 
stage untuk aplikasi ADC 
sigma delta dengan kecepatan 
tinggi menggunakan cmos 
teknologi 0,35 mikron 




Perancangan Asinkron ADC 
Kecepatan Tinggi Menggunakan 
CMOS Teknologi AMS 0,35 µm 
 
1411-6286 Prosiding KOMMIT 
2010, Bali 
Indonesia 
11 5-7 Nov Design and implementation of non- Proc. of SPIE Vol. 8558 Photonics Asia, 
 29
2012 linear image processing 
functions for CMOS image sensor 





A 8-bits ADC Design in AMS 
0.35 µm CMOS Process for 








A Comparison Study of Three 
of Input Buffer Designed Using 






VI. Book Writing 
 
No. Tahun Judul Buku Jumlah 
Halaman 
Penerbit 
1 2013 Konsep dan Disain ADC berbasis 
CMOS 
450 Graha Ilmu 
2  2011 Desain CMOS VLSI 157 Gunadarma Press 
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